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ABSTRACT
An Analysis of Interconnection Network Eflects 
on Dynamic Element Matching 
Digital'to-Analog Converters
by
Hui Fu
Dr. Peter Stubberud, Examination Committee Chair 
Professor of Electrical and Computer Engineering 
University of Nevada, Las Vegas
Digital-to-Analog Converters (DACs) convert digital signals into analog signals 
and thereby provide the link from digital systems to the analog world. Many DAC 
architectures use matched components to convert signals. However, practical DACs 
contain mismatched circuit components that cause nonlinear errors in the DAC’s analog 
output signal. Dynamic Element Matching (DEM) is a method that can eliminate or 
reduce the effects of mismatch errors. In this thesis, DEM algorithms applied to a specific 
DEM DAC architecture that use several interconnection networks, including the Barrel 
Shifting network, the Generalized-Cube network, the Omega network and the Indirect 
Binary n-cube network, are mathematically analyzed. The hardware complexity of some 
networks is discussed and a new interconnection network is developed and is shown to be 
hardware efficient when applied to the specific DEM DAC architecture.
Ill
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CHAPTER 1
INTRODUCTION
The use of digital signal processing in applications such as modem audio systems, 
imaging processing systems and telecommunications systems has increased consistently 
over the last decades. Consequently, the field of data conversion systems, which provide 
the link between the analog world and digital signal processing systems, has also rapidly 
expanded. Data conversion systems perform two kinds of data conversion, Analog-to- 
Digital conversion and Digital-to-Analog conversion. Analog-to-Digital converters 
(ADCs) convert the analog signals into digital signals and Digital-to-Analog converters 
(DACs) convert digital signals into analog signals.
An ideal B-bit DAC transforms a B-bit digital signal, x (n ), into an analog signal 
y (r), such that y(nT)  = qx(n) , where is a constant, T  is the DAC’s sampling period 
and n is an integer that indexes the sequence x . Therefore, an ideal DAC is a linear 
system. However, practical DACs contains mismatched circuit components that cause 
conversion errors in the analog output signal, y (f), such that y(nT) = qx(n) + e(n) where 
e{n) is a sequence representing the DAC’s conversion errors. In general, the 
transformation mapping x(n) to e(n) is a nonlinear transformation, so practical D/A 
converters are generally nonlinear devices. The nonlinear errors give rise to harmonic
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
2distortion that in many applications is the limiting factor in overall system performance. 
For example, the harmonic distortion caused by DAC nonlinearities limits the 
performance of direct digital frequency synthesizers [I][2]. The accuracy of delta-sigma 
A/D converters is also limited by a DAC’s nonlinearity [3].
Many DAC architectures rely on matched components to perform data 
conversion. However, perfectly matched components are impossible to fabricate [2]. 
Component mismatch errors can also be caused by temperature gradients across circuits 
and component noise [4][5]. Component mismatch errors add a nonlinear transformation 
to the DAC’s ideal linear transformation. As the component mismatching increases, the 
distortion in the output signal increases and the DACs output signal to noise ratio (SNR), 
signal to distortion ratio (SDR), signal to noise plus distortion ratio (SNDR), and spurious 
free dynamic range (SFDR) decrease.
Circuit operations and algorithmic techniques have been developed that reduce 
the effects of component mismatch errors and therefore improve DAC performance. For 
example, laser wafer trimming and fuse techniques are used to reduce mismatch errors 
[6][7][8]. Self-calibration techniques have been designed to detect mismatch errors and 
automatically compensate for these errors [9][10][11].
Dynamic element matching (DEM) is an another method that can eliminate or 
reduce the effects of mismatched circuits. DEM techniques dynamically rearrange the 
interconnections of mismatched components such that the time average of the equivalent 
components at each component position is nearly equal. Therefore, DEM can improve a 
DAC’s SNR, SDR, SNDR and SFDR. Both analog and digital DEM techniques have 
been developed. However, this thesis only discusses digital DEM techniques. Digital
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
3DEM techniques are so named because they rearrange the interconnections o f 
mismatched components using digital circuits and signals.
Many digital DEM techniques use switching networks called interconnection 
networks [12-16]. DEM DACs have used different interconnection networks to achieve 
excellent performance. To compare DEM algorithms, criteria have been developed to 
evaluate the performance of DEM DACs using different interconnection networks [15]. 
Also, certain efforts have produced low hardware-complexity DEM DACs [17][18].
In this thesis, DEM algorithms that use several classes of interconnection 
networks and are applied to a specific DEM DAC architecture are analyzed. 
Performances of these interconnection networks in DEM DACs can be compared using 
these results and the criteria developed in [15]. Also, a new interconnection network is 
developed and is shown to be hardware efficient when applied to the specific DEM DAC 
architecture.
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
CHAPTER 2
OVERVIEW OF DYNAMIC ELEMENT MATCHING 
DIGITAL-TO-ANALOG CONVERSION
In this chapter, the overview of Digital-to-Analog conversion is presented. The 
basic analysis of digital Dynamic Element Matching technique is discussed and some of 
the performance criteria are described.
2 .1 Overview of Digital to Analog Conversion
An ideal digital-to-analog (D/A) converter transforms a B-bit digital signal, x{n) , 
into an analog signal, y{t) , such that y{nT) = qx{n) , where g is a constant that 
represents the DAC’s code width, and T  is the DAC’s sampling period. Figure 2.1.1 
shows an ideal linear 3-bit DAC’s transfer characteristic.
Figure 2.1.2 shows a block diagram of a commonly used B-bit flash DAC 
architecture, which is also the architecture studied in this thesis. In Figure 2.1.2, the 
thermometer encoder converts the B-bit input signal, .v(n), into a 2* -bit thermometer 
coded signal, t{n) , where (n) represents the kth bit of t(n) . The kth bit, (n) , 
controls the kth unit DAC. When = 1, the kth unit DAC outputs the analog value, q ,
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
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and when = 0, the kth unit DAC outputs the analog value, 0. The outputs of the 2^ 
unit DACs are summed to generate the DAC’s output, y(nT ) .
Practical DACs have circuit mismatch errors that cause the analog outputs of the 
unit DACs to differ from the identical value q . For example, mismatched resistors in a 
voltage division DAC’s resistor string cause the DAC’s code widths to vary from the 
designed value q . Similarly, mismatch current sources causes nonuniform code widths in 
current steering DACs.
In a DAC that contains mismatch errors, the DAC’s output can be written as
y (« r)  = = qx{n) + e{n), where q^ is the analog value that the kth unit DAC
k=0
outputs when = 1 , <7 is the average of all q^ . s, and £{ri) is a sequence representing the 
DAC’s output error.
To quantify a DAC’s nonlinearity, performance metrics such as code width, INL, 
DNL, SNR, SDR and SNDR have been developed [19]. A DAC’s code width, also called 
a quantization step size, is the change in analog output when the digital input changes 
from one code to an adjacent code. Figure 2.1.1 shows an ideal three-bit DAC that has 
identical code widths. Differential nonlinearity (DNL) is the difference between a DAC’s 
actual quantization step size and its ideal quantization step size. Integral nonlinearity 
(INL) is the difference between the actual DAC’s transfer characteristic and the DAC’s 
ideal transfer characteristic, which is determined by the straight line, qx{ri) , where q is 
the DAC’s average code width. Figure 2.1.3 shows a 3-bit DAC’s transfer characteristic 
and shows its DNL and INL. Manufacturers usually report the maximum absolute value 
of the DAC’s DNL and INL. Signal to noise ratio (SNR) is the ratio of the output signal
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
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power to the total output noise. Signal to distortion ratio (SDR) is the ratio of the output 
signal power to the total output distortion. Signal to noise plus distortion ratio (SNDR) is 
the ratio of the output signal power to the total noise plus distortion power at the output.
2.2 Digital Dynamic Element Matching Technique
As mentioned early. Dynamic Element Matching (DEM) is a dynamic process 
that dynamically rearranges the positions of the mismatched components so that the time 
averages of the values o f the mismatched components are equal or nearly equal. Digital
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
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Figure 2.2.1 A B-bit dynamic element matching flash DAC architecture
DEM algorithms often use interconnection networks to rearrange the connections of the 
mismatched components. In this thesis, several DEM algorithms that use interconnection 
networks are applied to the flash DAC architecture shown in Figure 2.2.1. To compare 
the performance of these DEM algorithms when they are applied to the architecture in 
Figure 2.2.1, performance criteria, such as the Mean INL conditioned on the input x(n) , 
the INL variance conditioned on the input x(n) , SDR and SNDR are used [16].
2.2.1 A DEM Flash DAC Architecture
In [16], P. Stubberud and J.W. Bruce analyzed the B bit flash DEM DAC 
architecture shown in Figure 2.2.1 and developed criteria for comparing DEM algorithms 
for this architecture. This DAC performs DEM by mapping a B-bit binary input signal, 
x (n ) , where .Vq < .r(n) < Xq+ 2® -1  to the 2® unit DACs [12]. The natural binary
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
converter transforms the input signal, x{n) , where x^ < x{n) < Xg + 2® -1 ,  into the B-bit 
natural binary signal, % (n), where %(n) = x(n) -  Xg, which implies that 
0 < %(n) < 2® — 1. The thermometer encoder converts the natural binary coded signal, 
X ( n ) , into a 2® - bit thermometer coded signal, t (n ) . The interconnection network 
connects the 2 ® bits of the modified thermometer coded signal, t (n ) , to the 2 ® unit 
DACs. Regardless of the interconnection network’s control signal, c(/i), the 
interconnection network’s output, g(n) , activates %(») unit DACs and deactivates the 
remaining 2® — %(n) unit DACs. If  each activated unit DAC generated an analog signal, 
a , and each deactivated unit DAC generates an analog signal, d , the DAC’s 
quantization step size, q , are the difference between a and d  , that is q — a — d  which is a 
constant. Also, the DAC’s output, y(nT),  which is the sum of all the unit DAC outputs, 
can be written as
y in T )= a z (n )  + d[2^ -X in ) ]  = ia -d ) z ( .n )  + d2^  = «?[x(n)-Xg] + d2® (2.2.1)
In practice, mismatched components between each of the unit DACs prevent the 
analog outputs o f the activated unit DACs from being identical. Similarly, the analog 
outputs of the deactivated unit DACs are not identical [12]. As a result, the DEM DAC’s 
output, y(nT) , is not only a function of x(n) , but also a function of the interconnection 
network, the control signal of the interconnection network, c (n ), and the activated and 
deactivated analog outputs generated by each unit DAC.
If the interconnection network’s control signal, c(n), is deterministic, the
mapping between the DAC’s input signal, x (/i), and the 2® unit DACs is deterministic.
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
10
and the DAC is referred to as a deterministic DEM DAC. On the other hand, if c(n) is 
stochastic, the mapping will be stochastic and the DAC is referred to as a stochastic DEM 
DAC. In this thesis, only the performance o f stochastic DEM DACs is analyzed.
2.2.2 An Analysis of DEM DAC Architecture
The analysis of the DEM DAC architecture shown in Figure 2.2.1 is derived in 
[16] and reviewed in this section. Let represent %(n) 's  kth bit, where jJfgC” ) and
are %(n) 's least significant bit (LSB) and most significant bit (MSB), 
respectively. Also, let vector, T (n ), represent the thermometer coded signal, t (n ) , where
T(n) = [to(n),t, (n),r, (n).... (n)]^,
the superscript T denotes transpose and (n) represents r(n) ’s kth bit. The thermometer 
code discussed in Chapter 2 and Chapter 3 is defined such that 
r^Cn) = r, (/!)... = (n) = I • For example, for B = 3 and %(n) = 4 ,
T(«)=[1,1,1,1,0,0,0,0]^.
To simply an interconnection network in Chapter 4, a modified thermometer coder is 
used such that (n) = 0 and (n) =... =  ^(n) = %^_,(n). For example, for B=3,
T(/7) = [0 ,%g(n),%,(n),%,(n),%,(n),%,(n),% 2 (n),% 2 (n)]^.
Regardless of the type of thermometer code, T(n) can be related to x(n) by
2 " - I
T^(n)T(n)= ^ t , ( n )  = z(n)  = x(n) -  Xq
1=0
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
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To express the interconnection network’s 2®- bit output signal, g(n),  as a 
function of the input signal, x (n ) , let the vector, G (n ), represent g (n ) , such that 
G(n) = [go (n), g, (n), g , (« ) .- ,g^*., i n ) Y , 
where g^ (n) represents g(n) ’s kth bit. Therefore, G(n) is a function of the 
interconnection network, its control signal, c(/i), and ± e  thermometer coded signal, 
rC«), which is a function of DAC’s input x (/i). Regardless of the interconnection 
network and the control signal, c (n ),
G ^(n )G (n ) = ^ g ^ ( « )  = T ^(/i)T (n) = =% (n) = x(n) -  Xg (2.2.2)
1 = 0  1 = 0
Thus, the interconnection network’s output G (/i), activates %(»), or x(/i) — Xg unit 
DACs and deactivates 2® — jjf(n) or 2® -x (« )  + Xg unit DACs.
To express the DAC’s output, y{nT),  as a function of the interconnection 
network’s output, G (n ), define the output, (n T ), of the kth unit DAC as
where and are the values of kth unit DAC’s activated and deactivated outputs,
respectively. If a and d  are defined as the average values of the activated and 
deactivated unit DACs, respectively, that is
(2.2.3)
/  k=0
and
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
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-  1
(2.2.4)
^  k=0
then q , the DAC’s average code width can be written as q = a -  d  , and the output, 
yj. (nT) , of the kth unit DAC can be written as
where =a^ —a and =d^ —d .
By defining H s  [k,, /i^, /I3 ..... h^ , (n ) f  , L = (M )f, and 1 as a 2®xl
vector of ones, the DAC’s output, y (nT ) , can be written as
yO^T) = '^y^(nT)
k=0
= ÜG  ^(n)G (n) + G ^  (n)H  + d [ l - G ( n ) ] ^ [ l - G  («)] + [1 -  G (/i)]^ L . (2.2.5)
Using (2.2.2),
[1 -G (n ) f [ l-G (n ) ]
= 1 1  -  2G^ (n)l(n) + G ^  (n)G(n)
= 2® -2[x(/i)-X o] + [x(/i)-Xg]
= 2 ® — [x(/i) — Xg] (2 .2 .6 )
Substituting (2.2.2) and (2.2.6) into (2.2.5),
y{nT ) = a[x(/j) — Xg] + G ^ (n )H  + t/[2® — x(/2) + Xg] + [l — G (/i)]^L  
= (n — d)[x(n) — Xg ] -f t/2® + G^ (n)H 4- [1 — G(/i)]^ L
= q[x{n) — Xg] + (f2® +G ^(«)(H  — L) +1 L (2.2.7)
Because d^ = d +1^, (2.2.4) can be written as
_  1 2 " - l  _  1 2 ® - I _  I 2 * - l  _  1 2 * - I
-  k=0 ^  k=0 ^  k= 0 ^  k=0
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
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which implies that
5^/, = T L  = 0 (2.2.8)
k=0
Similarly, it can be shown that
2 ® - I
^ H , = Y H = 0  (2 .2 .9 )
k=0
Substituting (2.2.8) into (2.2.7),
y (nT )= q [x in ) -x ^ ]  + d2^ + G ^ (n )(H -L )  (2.2.10)
In (2.2.10), the term, q[x(n) - Xf ]^ + d 2 ^ , is similar to the ideal DAC’s output in (2.2.1)
and represents the DAC’s linear output. The other term, G^(n)(H —L ), represents the 
DAC’s integral nonlinearity (INL). Because G(/i) is a function of the interconnection 
network’s control signal, c(n) , and the DAC’s input x(n ) , (2.2.10) can also be written as 
y(nT) =^[x(n) -Xg] + d2® + G ^[x (/i),c (n )](H -L )
= ^[x(n)-X g] + d 2 ® +r,v^[x(n),c(/i)] (2 .2 . 1 1 )
where T^ ^^  represents the transformation of the DAC’s INL, that is,
T,^^[x(n),c(n)] = G ^[x(/i),c(n)](H -L) (2.2.12)
To develop SDR and SNDR equations for the DEM DAC’s output, the DC power 
in the DAC’s digital input, x(n) , and the DC power of DAC’s undistorted output,
q[x(n)-x^] + d 2 ° , must be equal. Thus, x^ = d2°  / q ,  and ^[x(n)-Xg] + ^ 2® =qx(n).
Therefore,
y(nT) = ^x(n) 4-G^[.r(n),c(n)](H -  L) = qx^n) +T,y^[x(n),cin)] (2.2.13)
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
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2.2.3 Performance Criteria for DEM DACs
Using the analysis presented in the previous section, the DEM DAC’s mean 
integral nonlinearity (INL), the variance of the DEM DAC’s INL, the DEM DAC’s 
output signal to distortion ratio (SDR), and the DEM DAC’s output signal to noise plus 
distortion ratio (SNDR) can be calculated [16]. These performance criteria are used in 
Chapter 3 as criteria to compare the performance of DEM DACs using specific 
interconnection networks and control signals.
To calculate the mean of a stochastic DEM DAC’s INL, the expectation operator 
conditioned on the input signal, x(n) , is applied to the DAC’s output in (2.2.13), that is,
E[y(nT)  I x(n)]
= qx(n) + E{T/^^[x(n),c(n)]>
= qx(n) + E{G^[x(n),c(n)] I .v(n)>(H - L )  . (2.2.14)
Using (2.2.14), the variance of the DEM DAC’s INL conditioned on the input signal, 
.v(/2 ) , can be written as
a~yu = E{[y -  E{y)]~ \ x)
= E{<[G'' lx -E (G ^  L t)](H -L )>->
= (H -L )^ [E (G G '' lx ) -£ (G lx ) E (G '' lx ) ] (H -L )  (2.2.15)
Two other criteria used to measure a DAC’s performance are signal to distortion 
ratio (SDR) and signal to noise plus distortion ratio (SNDR).
For stochastic DEM DACs, the DAC’s average signal plus distortion power, P^, 
can be written as
Py = E [ y \n T ) ]  = E {E{y \nT) \x{n )]}  (2.2.16)
Substituting (2.2.13) into (2.2.16),
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
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fy = x'{n)  + 2 9 x(/i)T/v^[.T(n),c(n)]+T,^^[x(n),c(/i)] I x (/i) |
= E ^ ' x -  in) + 2^x(n)£[T;^^ i x(n)] + £[Ty^ r^  I x(n)]}
= ^"£[x^M)]4- 2 ^£{x(»)£[l}^^ I x(/i)}+ E f e t  ] (2.2.17)'------ . ' '------------------- V--------------------'
P,: Px
where P^., is the average power of the output of a linear DAC with code widths q and 
P^j is the average power of the output’s conversion errors or distortion. Therefore, the 
DAC’s SDR is
S D R = ^  = ^ ---------- ^  —  (2.2.18)
P y ,  2 g £ { x ( n ) £ [ T ^  I X » ) ] } +  £ [ T , ; ^  ]
If the DAC’s input, x{n) , can be written as
x{n) sin) + win) (2.2.19)
where sin) is a signal component, and w(/i) is an independent zero mean white noise 
component, then the DAC’s SNDR can be calculated by substituting (2.2.19) into
(2.2.17),
£, =q~E{s\n)]^q~E{w \n)]  + 2qE{xin)E[T„,^^ I x(/i)]}+£[T,^J (2.2.20)
^ys ^yn^d
where Py  ^ is the average power of the output of a linear DAC with code widths q and 
P is the average power of the output’s noise plus distortion. Therefore, the DAC’s
y  n-rd
SNDR is
SNDR = = —---------------- z  ^ -----------------------  (2.2.21 )
Py^^^ q-E[w\n)]  + 2qE{xin)E[T,^^ I x(n)]>+£[T,^J
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For stochastic DEM DACs, interconnection networks are often chosen and 
controlled such that the DAC’s mean transformation represents a linear DAC, that is
E[y{nT) I x(/i)] = qx{n) (2.2.22)
which implies that the stochastic DEM DAC’s expected INL for a particular input, x{n), 
is zero, that is
E{T,^J.t(n),c(/i)] I x(n)> = £{G''[x(n),c(/i)]l .r(/2)} (H -L ) = 0  (2.2.23)
For these types of stochastic DEM DACs, the performance criteria described by (2.2.15),
(2.2.18) and (2.2.21) can be simplified. Substituting (2.2.23) into (2.2.15),
<t;„ = (H -  L )^[£(G G '' I x) -  £ (G  I x )£ (G '' I x)](H -  L)
= (H -  L) ^  [£(G G  I x)](H -  L) (2.2.24)
Therefore,
= (H -  L ) l£ (G G ^  I x)](H -  L) = £[T,^^ I x]. (2.2.25)
Substituting (2.2.23) into (2.2.18),
SDR = - ^  = (2.2.26)
Pyd
Substituting (2.2.23) into (2.2.21),
SNDR = ^   (2.2.27)
ci'E[wHn)] + E[Tl,,J
where £[T,;.^ ] = £{£[T,^^ I x ]} = £[cr;,, ].
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CHAPTERS
MATHEMATICAL ANALYSES OF INTERCONNECTION NETWORK EFFECTS 
ON STOCHASTIC DYNAMIC ELEMENT MATCHING
DEM algorithms are often implemented using interconnection networks [6-9] 
[19]. To compare the performance of DEM algorithms using the criteria discussed in 
Chapter 2 and developed in [16], the interconnection networks must be analyzed. As 
discussed in Chapter 2, interconnection networks in stochastic DEM DACs are typically 
chosen and controlled to satisfy (2.2.23), that is
£{T,v^[x(/j),c(n)] I x(/i)}= £’<G ^[x(n),c(n)]lx(«)}(H -L) = 0 .
Therefore, £{T,v/.[x(n),c(/i)] I x(n)> for each interconnection network needs to be 
calculated.
Assuming that the DEM algorithm is controlled such that (2.2.23) is satisfied, the 
DEM algorithm can be evaluated using (2.2.25) which is 
a L  = (H -  L )^[£(G G H  x)](H -  L) = £ [T ,^ J ,
(2.2.26) which is
Py, _q 'E [xH n)]SDR =
Pyd ’
17
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and (2.2.27) which is
SNDR= -  q E[s (n)]------
q'E[wHn)] + E[T^^,]
Because each of these criteria is a function of ], which is a function of
£{GG^[A:(«).c(n)] I x(n)>, £{GG^[jc(/i),c(n)] I jc(/i)> for each interconnection network 
needs to be calculated to use these criteria.
In this chapter, £{T,jv^[x(n),c(/i)] I x(«)> and £{GG^[x(«),c(/j)] i x(n)> are
calculated for the Barrel Shifting network, the Generalized-Cube network and the Indirect
Binary n-cube network. Using these formulas, DEM algorithms using these
interconnection networks can be compared. In this thesis, the control signal c(n) is 
assumed to be a B-bit stochastic signal with a uniform pdf, that is
= = 0 < m < 2 ' - l  (3.1.1)
[ 0 , otherwise
where P{.) is the probability function.
3.1 A Mathematical Analysis of stochastic controlled Barrel Shifting networks used in 
DEM DACs
The Barrel Shifting network is so called because it performs circular shifts. A B- 
bit Barrel Shifting DEM DAC uses a 2^ - port wrap-around shifter as the interconnection 
network in Figure 2.2.1. Figure 3.1.1 shows a thermometer coder and a B-bit Barrel 
Shifting network. In Figure 3.1.1, %(n) is the B-bit input signal to the thermometer
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gin)
^ 2^-1 ~  ^(2^-I-c(n))mod2^
S  2 ^ (2-cjn)) mod2 ^
(l-c(n))mod2"
(0-c(n))mod2
Figure 3.1.1 The Barrel Shifting network
coder, where jjf(n) = x(n) — Xq and 0  < %(») ^  2 ® — 1 , and t(n) is the 2  - bit output of
the thermometer coder and is the 2^ - bit input to the Barrel Shifting network. The Barrel 
Shifting network’s output signal, g{n) ,  is also a 2 ^ -  bit signal. Because G(n) is a 
circular shift of the Barrel Shifting network’s input signal, T (n), the Barrel Shifting
network’s output can be written as,
g =t  s f o r 0 < i < 2 ® -l (3.1.2)
3.1.1 Representation of Barrel Shifting network Outputs
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To calculate E {Ï,^^[x{n),c{n)] \ x{n)} ax[d £{GG^[x(/i),c(n)] I j:(/i)> for the 
Barrel Shifting network, its output, G (n ), needs to be represented as a function of the 
DAC’s input signal, x{n) , and the control signal, c (n ). In this section, G(n) is 
expressed as a function of jjf(n), where %(n) = x(n) -  .Vg, and c{ri).
(3.1.2) can be written as
2 ° - I
W  ='ZTi- , (n )S (k-c (n ) )  for 0 < / <  2 ^ -1  (3.1.3)
k=0
where S ( k )  is the unit impulse sequence, and ^ (n ) and S  (k)  represent the 2® point 
periodic extensions of t*(n) and S ( k )  in the k-dimension, respectively. Letting 
m = i -  k , (3.1.3) can be written as
Si(n) = 'Y J „ ( n ) S ( i - c ( n ) -m )
2 * - l _  _
= ^ 7 „ ( n ) S ( i - c ( n ) - m )  (3.1.4)
m=0
Because (n) = 7^(n) for 0 < w < 2® - 1 ,  (3.1.4) can be written as
2 " - l
Si («) = (»)^O' -  c(«) -  ni) (3.1.5)
m= 0
Because T(/i) is a 2®- bit thermometer coded signal that equals the Natural 
Binary Encoder’s B-bit output signal, % (n), where 0 < %(n) < 2® - 1 ,
t (n) ^  for 0 < / : < 2 ^ - l .  (3.1.6)
| 0 ,A :>% (n)-l
(3 .1.6 ) can also be written as
O(^) = “(;?(")- l - ^ ) « ( ^ )  (3.1.7)
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where u(k) is unit step sequence. Figure 3.1.2 shows (n) as a function of jjf(n).
1 r T —  T . .  — . .  >
0  1 2  % w - l  2 " - 1  k
Figure 3.1.2 (n) = w(%(n) - 1  — â:)w(Æ)
Substituting (3.1.7) into (3.1.5),
2 " - I  _
s , (" )  = ^ u ( z ( n ) - l - m ) u ( m ) S ( i - c ( n ) - m )
= X  <^ (‘ - c ( n ) - m )  (3.1.8)
m=0
which expresses g, (n) as a function of %(n) and c(n) .
3.1.2 Mathematical Analysis on E{T/y^[jc(n),c(/i)] I x(n)}  of Barrel Shifting network 
Because
T/y^[x(n),c(n)] = G^[x(/i),c(/i)](H - L ) , 
where H and L are not a function of x(n) ,
^{T/v^[x(M),c(n)] I x(n)} = E(G^[x(/i),c(n)](H -  L) I x(n)}
= £{G^[x(/i),c(n)] I x(n)XH - L ) . (3.1.9)
To calculate £'{G^[.v(/i),c(n)] I .r(n)>, the expectation operator conditioned on x(n) is 
applied to (3.1.8). This yields
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E(gi(n)\x(n))  = £ {  ^  S { i - c i h ) - m ) \  x(n)}
m=0
= ^  £{<?(/- c ( n ) - m )  I a:(/i)>
m= 0
Therefore,
£{G^[x(n),c(n)] I x(«)} = %(M) %(») %(«) %(»)
.....
2 "
Substituting (3.1.11) into (3.1.9),
£{T^v^[x(rt),c(n)] lx(n)} = £{G^[x(«),c(n)] I x(n)KH -L )
- ^ ^ l ^ ( H - L )
2 ®
_ X(n)  %(")
2 ® 2 *
1 L
Substituting (2.2.8) and (2.2.9) into (3.1.12),
£ < T , , , J . r ( n ) ,c ( / j ) ]  I x(n)} = ^ 0 - ^ 0  =  0
22
(3.1.10)
(3.1.11)
(3.1.12)
(3.1.13)
Therefore, (2.2.23) is satisfied for DEM DACs using the Barrel Shifting network when 
c(n) is a stochastic signal with a uniform pdf.
3.1.3 Mathematical Analysis on £[GG^|z(n)] of Barrel Shifting network
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Because G(n) = [g g ,g ,,g 2  GG can be written as
GG^ =[go,& ,,g 2  = ’ (3.1.14)
where represents the 2 ® x 2 ®matrix where g^gj  is the element in the i + lst
row and the y -i-1 st column for 0 < / < 2® — 1 and 0 < y < 2® — 1 . Therefore,
£[GG^|x(n)] = £ { [ g ,g J 2 'x2 '  '■*(")> = ' ^('*))l2 “x2 » (3.1.15)
Using (3.1.3).
2 " - I  _  2 * - l  _
g , («)^ ; («) = X  ("* -  c(n)) ^  7^ ._i (n)S{k -  c{n))
m= 0  t= 0
= ^U-An)7 j .„(n)5{m-c(n))  (3.1.16)
m=0
Letting / = z -  m , (3.1.16) can be written as
Si in) g j in)= in)7j_i^i in)S  ( i - l -  c(n))
2 "-l
= ^7i(n)Tj_^^i(n)0 (i - 1 -  c(n)) (3.1.17)
1=0
Applying the expectation operator to (3.1.17) conditioned on .r(n) ,
2 "-l _
IX»)] = E{^7 i(n )7 j_ .^ i (n )S  (i -  I -  c(n)) I X »)>
2 " - I
= ^7 i in )7 j_ . , f (n )E {5  (i -  I -  c(n)) I x(«)>
/ = o
1
^ / = 0
1 “ «
T ^ X  (3.1.18)
^ / = 0
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Because £[GG^|x(/i)] is a symmetric matrix, only the case where i < j  needs to 
be discussed. If i < j  and k  = y — (3.1.18) can be written as
^ [ g , (») I X«)] = % g - X ^ ; (»)2. 1=0
1
-Jb ' (3.1.19)1=0
The summation in (3.1.19) can be calculated by determining the nonzero samples 
of (n) , for 0  < / < x (n )  - 1 . (n) ’s starting point and ending point of non-zero
samples depend on the comparison of %(n) and t . If k <  %(n), is shifted so that
/^_,(«) = 1 for 0 < / < %(n) -1  -  X: or 2^ - k  <l  <2^ - I .  Therefore, if k < x ( n )  and
X i n ) - \ < 2 ^ - k ,
1 - r ( n ) - l  _
^[g,(»)g,+t(»)lx(n)]
/  1=0 
- j r  S 'z /=o
X ( n ) - k (3.1.20)
Figure 3.1.3 (a) illustrates this case.
If X: < x in )  and %(n) — \ > 2 ^ —k,
^ 1=0
J _
2 ®
f  K<.n}-l-k / (nl-l
1=0 1=2°-k
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T T T . . . .  î
0 0
* *
Z - ^ - k  2 ^ - k 2 ^ - \  I
ia)
_ 1 1  "  I _# #------- '---------------!-»-#----- e----^
0  2 ^ - k  2 ^ + x - ‘i - k 2 ^  I
(c)
4  ' 1 11 i 1 11
0 z
h J J. ■ ■ .J
0  % - l
# 1» 1* 1) 1 1 •  1 
' I .  .
1 1) 1 1
0  Z - l - k  2®-yt 2® -1   ^ / Ô 2®-A: 2® 4-/-T-A ; " / 
(6 ) (^)
Figure 3.1.3 t, (n) and (n) when 0 < / < 2^ 4 - 1
(a) k < x(n)  and %(n) - l < 2 °  -  k (c) k >  %(n)and %(n) - 1  > 2 ^ -  A:
(b) k < x(n)  and %(n) — 1 > 2 ® -  ^ (d) /: > %(n) and %(n) — 1 < 2 ® — k
_ 2 x i n ) - V  
2 ®
(3.1.21)
Figure 3.1.3(b) illustrates this case.
If k > x i n ) ,  is shifted so that t^^^(n) = l for
2® - / : < / <  2® 4 - x in )  - \ - k  . Therefore, if /: > %(n) and %(n) — 1 > 2® -  A:,
^  /=0
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= ^ S >
^  / = 2 * - i
_ X( n)  + k - 2 ^
2 ®
Figure 3.1.3(c) illustrates this case.
If A > %(») and %(n) -1  > 2® -  A:,
E[8,{n)8i^kin)\x(n)] = - ^  X  (»)
^ 1=0
=  0 .
Figure 3.1.3(d) illustrates this case.
Therefore,
(3.1.22)
(3.1.23)
X i n ) - k i f  k < x i n )  and % (n )-l <2® -  A:
2 ®
-  ■ i f  k < x ( n )  and % (»)-! >2® -  A: 
—~  (T k > x ( n )  and % (n )-l >2® -  A:
2 '
0 otherwise
Xin) -  A: i f  A: <% (»)<  2®-A:
^ f  X(n) > k and %(n) > 2® -  A:
X(n) + k - 2 ^
2 ®
0
//■ 2^ - k < x i n ) < k
otherwise
(3.1.24)
Substituting (3.1.24) into (3.1.15), £(GG^|x) matrix can be calculated to evaluate the
performance of Barrel Shifting DEM DACs.
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3.2 A Mathematical Analysis of the Generalized-Cube Network used in DEM DACs
A B-bit Generalized-Cube network (GCN) [20-23] is a multistage cube-type 
network that has 2® inputs, 2^ outputs and B stages where each stage consists of a set 
of 2® lines (links) connected to 2^“' binary switches. Each binary switch is a two-input, 
two-output device, which has two states, straight and swap, as shown in Figure 3.2.1. 
Figure 3.2.2 shows an example of the Generalized-Cube network where B = 3.  The 
inputs are labeled 0  to 2 ^ — 1 from top to bottom, and the labels on the upper and lower 
inputs of each switch are also used as labels for its upper and lower outputs, respectively. 
The switches are labeled A' to L \
c = 0 c = 1
swapstraight
Figure 3.2.1 Two states of the switch: 
straight when c = 0  and swap when c = 1
The characteristic of the Generalized-Cube Network is that the binary 
representations of the upper and lower labels o f a switch in stage i differ only in the ith 
bit position. For example, in Figure 3.2.2, switch A is in stage 3 and its inputs, 
0 = (000), and 4 = (100),, differ only in the 3"* bit. As a result o f this characteristic, the 
control signal to connect an input / = ..i,/, ), to an output j  = —JzJi h
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A
N
P
u
T
000, 0000=000
0010101= 001,
2 =  010
3=0112 OI L
1 0 04 = 100
5 = 101 1011 1 0
6 =  110.
7 = 1 1 1 2
S t a g e 3 2 1
o
u
T
P
U
T
Figure 3.2.2 The Generalized-Cube Network Topology for 5  = 3
be determined by performing an XOR operation on each bit of the input and each 
corresponding bit of the output, that is,
C k = h ®J k -  (3.2.1)
To illustrate how the Generalized-Cube network generates different permutations, 
consider the three-stage generalized-cube network in Figure 3.2.3 where a connection 
from source 2 = (010), to destination 4 = ( 1 0 0 ) 2  is highlighted. Because 
(010), © (1 0 0 ) 2  = (11 0 ) 2 , stage 1 is set to straight and stages 3 and 2 are set to swap.
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N
p
u
T
Source
Stage
C3 = 1
2
c-, = 1
Destination
100 1100 =  000
1 1 01 =  001
2 =  010
3 = 011 101
4 = 100 010
5 = 101 iO lO 011
6  =  110
0 1 17 = 111 001
O
U
T
P
U
T
c, = 0
Figure 3.2.3 The Generalized-cube network with a bold path from input 2 to output 4
Another characteristic of the Generalized-Cube Network is that it is a full access 
network, which implies that a connection exists such that any input signal i ,  for 
0  < / < 2 ® - 1 , can be connected to any output signal y , for 0  < y < 2 ® - 1 .
3.2.1 Representation of the Generalized-Cube Network Outputs
When the Generalized-cube network is used in a DEM DAC, the input to the 
Generalized-Cube network is the 2^x1 vector, T(n), where T (/i)= [/o ,/,,/2 ,...,r,g 1 ,^
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and the output of the Generalized-Cube Network is the 2® x 1 vector, G (n ), where
G(n) =
Because the Generalized-cube network is a full access network, the output bit, g . ,
where 0 < / < 2® — 1, can be expressed as a function of all input bits and control bits. To 
determine this function, binary notation for the input and output labels is used. The input 
bit t- where 0  < t < 2 ® - 1  is represented by , where is the Arth bit of i ,  and
the output bit g j where 0  < y < 2 ® - 1  is represented by where y^  is the th
bit of y . Similarly, the control signal c(n) is represented by ...c,); where c^ is
the A'th bit of c(/i). In a GCN network, '^hen c, =i,  @y\ for
\ < k < B . Therefore,
~ S/g .r,_, @y , @ • (3.2.2)
For example, if B = 3, control signal 110 maps to g^^ and control signal 101 maps
^ 0 1 1 gno. (3.2.2) can also be written as
^  f  i a  V a  -  I - * V ;V i  )%
I I  I I
^  ^  ® (^ fl- 1  ® 7b-1 )' — ’ ^ 1  (A ® )] (3.2.3)
'3=0'8 -1 = 0 l.=0 l, = 0
where 5{kg,kg_^ ,...,Ar, ) is the B-dimensional unit impulse sequence.
3.2.2 Mathematical Analysis of E{T/v2.[-^(«)>c(n)] I x(n)> for the Generalized-Cube
Network
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To calculate £{T,v2.W n),c(n)] I jr(n)} for a DEM DAC that uses a Generalized- 
Cube Network, the expectation operator conditioned on the input signal, x(n) , is applied 
to (3.2.3). This yields
l i l t
=  ^  2 2  2 2  "2222^ ',',.,- ':',): '^ [^B  -  ( 'a  ® -O b -I  @ VB-l)......Cl - O ’l ® Â)1 I x(n)
_ / a = 0 / g _ | = 0  i , = 0 / , = 0
=  2 2  Z  - 2 2 2 W . - ' V . ) : ‘^ t ' ^ t ‘^ «  - ( ' B  ®  Â ) , C B _ I  - O b - I  ®  A - l  ) .................. - ( ' l  ®  y | ) ] l - < ^ ( « ) ]
f g = 0 f a _ t = 0  f 2 = 0 / ' t = 0
(3.2.4)
Because the control signal is assumed to be a stochastic signal with a uniform pdf, 
P(c, = 1 ) = P(c, = 0 ) = Y which implies that for any fixed{kg,kg_^,..Jc )^ ,
E[0(^Cg ^B’^B-i ^B-i’""’ i^ ^ 1  )J ■ (3.2.5)
Using (3.2.5), (3.2.4) can be written as
] I I I I
^  I. = 0 /.., =0 I, =0 », =0
1
(3.2.6)
^ /=0
Substituting (2.2.2) into (3.2.6),
' -<»)) = ' ^(«>) = ^  ("> = (3 2.7)^ f= 0
Therefore,
£[G^ l.r(/i)] = E[go.,?i,,?2 •••<?2 ''-i = (3.2.8)
Substituting (3.2.8) into (2.2.23),
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E{T,v^[x(/i),c(;i)] I x(n)} = E {G ^[x(/i),c(/i)] I x (« )K H  -  L )
= (3.2.9)
2 ® 2 ®
Substituting (2.2.8) and (2.2.9) into (3.2.9),
E{T,,v,W«),c(/i)]lx(n)} = ^ 0 - ^ 0  = 0  (3.2.10)
which implies that (2.2.23) is satisfied.
3.2.3 Mathematical Analysis o f E[GG^|x(n)] of the Generalized-Cube Network
To calculate E[GG ^  |x(n)], g jg^ needs to be expressed as a function of the input 
signal and the control signal. Using (3.2.2), g j can be written as
^  j VgVa-i V:Vi
(^ ' a® Jb  ' ‘■b - I ®  Jb - i “ • '^ i  ®  V i I ’
Similarly,
iCB&k/ f  —c, © i ,  ) ,
Therefore,
S  j g  k  g  H b  — ^  ^ k g k g ^ y — k^ky)^
(^Cg ©y'g ,Cg_,@yg_,„.c, ©y, ); (Cg©Ag ,rg_, ©ig_,„.Cj©A', ). ’ (3.2.1 1)
Using (3.2.2) and (3.2.3),
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® Jb-\ *"^i ® à ^ 2
“  S  ^  " 2 } ^  ^ ('«'a-i - ): ~(^S ® Jb '^^B-1 ~ (*B- 1 ® JB-1^ '-—>^1 ~ ( * 1 ® 7l)]»
'a = 0 's - i= 0  i2=0 i,= 0
(3.2.12)
and
( Cg Q k g  .Cg_, Si.'g_, ...C , ©Aj ).
~  ^  22 "2^ 22 ^ ( ' a ' , - ,  -  )z ~(*s ®  ~  (* S -1  ®  ,^7; —  (i\ © A : , ) ] .
tg = 0 ig .,= 0  i,= 0 /,= 0
Letting /„ = 0  , which implies /„ = /„  ® j„  ® /i„, for 1 < m < B ,
(c'j @tg .Cg ®^a-i —®^i );
“  —
Jb ®^ B  Jb  - I  ® ^ 5 - l  ■— * ^ 2 ®  A ® ^ 2  / l ® ^ l  )%= E S  Z X '
/ g = 0 / g . |= 0  / . = 0 / |= 0
^[Cs -  (/« ® Â ), Cb_, -  (/g_, ® y's-i c, -  (/, © y, )]. (3.2.13)
Substituting (3.2.12) and (3.2.13) into (3.2.11),
I I  I I
S  j S k  ~  ^  ^  " ' S S ^ t ' a ' a - i - ' V i J j ^ ^ ^ S  “ ( * B  ®  V g  ) ' ^ B - I  ~  O s - I  ®  V g - i  ) , -  ~  ( ^  ®  Â  ) ]
' a = 0 ' a - i = 0  i ;= 0 i ,= 0
I I I I
/a=0 a^-i= 0  /; =0 1, = 0
- ( / g  ®  y gX cg-i -  (/g_i ®  yg_i ) , . . . ,  Cl - ( / ,  ©  y ,)]
I I  I I
~ ^  ^  •••2 ^S^<'a'a-i -':'i):^ ('a©Va©*a.'a-i©Va-i©ia-...-/:©/:©*:.',©/,©*:I:/g=0 tg_ ( = 0  /j=Or, = 0
^ [ C g  - ( f g  ©  / g ) , C g - ,  -  ( / g - ,  ©  / g - i ) , . . . , C ,  -(/, © /,)] (3.2.14)
Therefore,
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I I  I I
^ 2  2 2  ('a'a-i— Js®kg Jg^ yQ Jg.y@kff_y—.»2® Vz©^ : A ©Vi ©^ i I 2
ig=Oig_y=Q 2 2 = 0 » ,  = 0
^ [ C b  -  O s  ®  y g ),C g _ , -  (fg_ , ©  yg_i ) , . . . ,  c ,  - ( / ,  ©  y , )  I x ( / i ) >
I I  I I
^ h 2  2 2  ^ h 2  ^ ^ 2  ( ' a » a _ i  — » 2 » i ) »  ( » a © V a © t a  . » a - i © y a - i  © ^ a - i  — - ' 2 © V 2 © ^ 2 * ' i © V i  © ^ i  ^ 2
‘B=Oig -,=0  i;=0»,=0
- ( f g  ©  yg),Cg_, - ( / g _ ,  ©  y'g_, ) , . . . ,  c , - ( / i  ©  y ,) ]  I x ( / i )}
(3.2.15)
Substituting (3.2.5) into (3.2.15),
1 I I  I I
£[gjgk I ^(")] = : ^ 2 2  2 2  - X 2 2 ^- ■• • ' ^
y =0 ig _ [ =0 f J =0 /| =0B “ *^2^1 ((a®/a ®^a ® /s-i ®^a-i — ®^2 )z^ i‘a - -
(3.2.16)
where j  = (.jBjB-i-j iJ \ )2 k ={kgkg_^...k^k^)^.
3.3 Mathematical Analyses of Shuffle/Exchange -Type Switching Networks used in 
DEM DACs
Shuffle/Exchange class networks are interconnection networks that are 
constructed of repeated copies of shuffle connections followed by a column of binary 
switches. Shuffle/Exchange class networks include the Omega Network and the Indirect 
Binary n-cube Network.
3.3.1 The Omega Network in DEM DACs
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The Omega network was first introduced by Lawrie [24]. Similar to generalized- 
cube network topology, a B-bit Omega network has B stages, where each stage consists 
of a set of shuffles followed by exchange switches. However, the Omega network uses 
perfect shuffles.
A perfect shuffle operator maps the source with label x = to the
destination with label y  such that
y = shuffleix) = shuffle{{XgXg_^...x^x^)^) = {Xg_^Xg_^..jc^Xg)^, (3.3.1)
which is equivalent to assigning the label y to be the left circular shift of label x . The 
inverse perfect shuffle, shuffle~^ , can be defined as
shuffle'^x)  = shuffle~\{XgXg_^..Jc^x^)^) = {x^XgXg_ .^..x^Xg)j  ^ (3.3.2)
The exchange operations between perfect shuffles are defined as
exchange(iXgXg_^ ....x^x,),) = (XgATg., ..Jc^x  ^) , (3.3.3)
and occur when the control signal is set to 1 .
Figure 3.3.1 shows an 8 -input / 8 -output Omega Network with 3 stages. In Figure 
3.3.1, the network’s inputs and outputs and the switch inputs and outputs for each stage 
are labeled from 0 to 2® —1 based on their vertical ordering. The switches in Figure 3.3.1 
are labeled from A to L.
In [20-22], Siegel and Smith described the connections in the generalized-cube 
network with the cube interconnection function:
cube. ((/7g pg_, ...pzP, ) i)  =(Pg Pb-i -P..I Pi P,-i-Pi P^)^, (3.3.4)
that is, the connects link p to link cube^ip), where cube,{p) \s the link whose
label differs from p in just the /th bit.
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Figure 3.3.1 The Omega Network Topology for B = 3
Siegel and Smith discussed the relationship between the generalized-cube 
network and the omega network. Using the network topology description functions of 
(3.3.1), (3.3.3) and (3.3.4), they proved that the permutations generated by the Omega 
network are the same as that generated by the Generalized-Cube network when the 
switches are controlled on a stage-by-stage basis [22]. Therefore, all the mathematical
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results in Section 3.2 can also be applied to the Omega network. As a result, (3.2.10) and
(3.2.16) can be used to mathematically analyze the performance of Omega Network used 
in DEM DACs.
3.3.2 The Indirect Binary n-cube network used in DEM DACs
0  =  0 0 0 ,
A
0 0 0 0 ,
^ 2
0 0 0 0 ;
C3
0 0
1 =  0 0 1 ^
A
1 0 1 0 2
E
2 1 0 0 2
1
1 1
OIO2 2  / 1 \  m i l
O i l ; B 3 O I I 2
F
3 X 1 O I 2 J
N
P
U
T
100, 4 IOO2 4 / \ m
I012 c 5 11 0 , G 6 Al i o , K
1 1 0 , 6  / 5  / 0 ( 1^ 6  / \  6
111, D 7 I I I 2
H
7 1 1 1 ,
L
7 7
Stage i 2 3
Figure 3.3.2 The Indirect Binary n-cube Network Topology for 5  = 3
A B-bit Indirect Binary n-cube network consists of B2®“‘ switches, B control 
signals and B stages which are labeled consecutively I to B from the input stage to output
[24]. Figure 3.3.2 shows an Indirect binary n-cube network for B = 3. Similar to the
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Generalized-Cube network, the structure of the Indirect Binary n-cube network is defined 
such that the two inputs to a switch in stage / differ only in the /th bit. Thus, stage i 
implements cube..
In [20-21], Siegel and Smith discuss the relationship between the Generalized- 
Cube network and the Indirect Binary n-cube network. They showed that the 
permutations generated by the Indirect Binary n-cube network is the same as that 
generated by the Generalized-Cu be network when switches are controlled on a stage-by- 
stage basis, except that the stages are in reversed order. Therefore, 
E { T ,v i[ .r (« ) ,c ( / i ) ]  I x(n)} and E[GG^|x(n)] of the Indirect Binary n-cube network can be
calculated using the mathematical results developed in Section 3.2 for the Generalized- 
Cube network. To illustrate this, the effect of the reversed control bit order is considered. 
In Section 3.2, (3.2.5) which is
E[S{Cg  — k g  , C g _ ,  — kg_^ , . . . ,  C j  ~  ) ]  =  ,
is applied to (3.2.3) and (3.2.15) respectively to calculate E(g,jx) and £[GG^j.r(/i)]. 
Because the control bits are independent and uniformly distributed, the value of 
E[0(Cg -kg,Cg_^ -kg_^,...,c^ -k^)]  docs uot change as the order of the control bits 
reverses. Therefore, for DEM DACs using the Indirect Binary n-cube network, (3.2.5) 
can also be applied to derive (3.2.10). Similarly, (3.2.5) can also be applied in the process 
to calculate E(GG^|x) and derive (3.2.16) for DEM DACs using the Indirect Binary n-
cube network. Therefore, (3.2.16) can be also used to analyze the performance of the 
Indirect Binary n-cube network DEM DACs.
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CHAPTER 4
HARDWARE EFFICIENCY DYNAMIC ELEMENT MATCHING
Interconnection networks have been used in DEM DACs to dynamically 
rearrange the interconnection of the mismatched components and reduce the DAC’s 
distortion. However, many previously reported interconnection networks used in DEM 
DACs require an excessive amount of digital hardware. Therefore, efforts have been 
made to reduce hardware complexity while preserving performance.
In this Chapter, the hardware complexity of several DEM DAC interconnection 
networks, including the Benes network, the Generalized-cube network, the Omega 
network, and the Indirect Binary n-cube network, is compared in this chapter. A DEM 
interconnection network is developed that uses a small amount of hardware while having 
the same performance as the Indirect Binary n-cube network. It is also shown that a low- 
complexity network proposed in [25] is similar to this network.
4.1 The Hardware Complexity of Some Interconnection Networks
The hardware complexity of an interconnection network can be evaluated with the 
number of the binary switches and the number of control bits that the network requires.
39
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Using these criteria, the hardware complexity o f several interconnection networks, 
including the Generalized-Cube network, the Omega Network, the Indirect Binary n-cube 
network and the Benes network, is compared in this section.
4.1.1 The Hardware complexity of the Generalized-Cube Network, the Omega Network, 
and the Indirect Binary n-cube network.
The Generalized-Cu be network, the Omega network, and the Indirect Binary n- 
cube network are B-bit interconnection networks that have B stages and binary
switches. If the networks are operated in Stage Mode, that is, all the binary switches in 
each stage are controlled by a single control signal, each of these networks require B 
control signals and the outputs of these networks can be rearranged into 2 ® permutations
[21]. For example, the 3-stage Generalized-Cube network shown in Figure 3.2.2 can 
generate 8  permutations when operated in Stage Mode. If the networks are operated in 
Switch Mode, that is, each switch is controlled by an independent control signal, each of 
these networks requires B2 ^”‘ control signals and the outputs of these networks can be
rearranged into 2®^  permutations [23]. For example, the 3-stage Generalized-Cube 
network shown in Figure 3.2.2 can generate 4096 permutations when operated in Switch
Mode.
4.1.2 The Hardware complexity of the Benes Network
The Benes network is capable of generating all possible permutations of the input 
signals. Although a DEM DAC that uses a Benes network has never been implemented, 
an analysis of such a DEM DAC is provided in [7]. A B-bit Benes network consists of 2B
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stages and B2^ binary switches. The Benes network can be seen as an Indirect Binary n- 
cube network followed by a Generalized-Cu be network. As a result, a B-bit Benes 
network has twice the number of binary switches as a B-bit Generalized-Cu be network or 
a B-bit Indirect Binary n-cube network. Figure 4.1 shows a 3-bit Benes network.
N
P
U
T
Stage
Generalized-Cube network Indirect Binary n-Cube network
0
u
T
P
U
T
Figure 4.1 The Benes network with 8  inputs/outputs, 6  stages, and 24 binary switches. 
This network is fully rearrangable when operated in Switch Mode, meaning that all 8 ! 
Permutations of the input signals can be realized at the output.
When operated in Switch Mode, the Benes network can generate all the possible 
permutations which is significantly more than that the Generalized-Cu be network, the 
Omega network and the Indirect Binary n-cube network can generate. For example, when
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operated in Switch Mode, the 8  input/output Benes network in Figure 4.1 can generate 8 !,
or 40320, permutations which is nearly ten times more than the 2^^ , or 4096, 
permutations that an 8  inputs/outputs Generalized-Cu be can generate. However, when 
operated in Stage Mode, a Benes network generates the same number of permutations as 
a Generalized-Cube network, an Omega network and an Indirect Binary n-cube network. 
To illustrate, when operated in Stage Mode, the permutation generated by control signal 
Cg Cg_i ...c, c, c, ...Cg in a B-bit Benes network is the same permutation that is generated
by control signal C g _  © C g  , C g _ ,  © C g _ ,  ,...c, ©c,^ in a B-bit Indirect Binary n-cube
network.
If an interconnection network used in a DEM DAC is operated in Switch Mode, 
the number of independent control signals required to operate each of the binary switches 
increases exponentially as the DAC’s resolution increases. Therefore, interconnection 
networks operated in Switch Mode can be impractical for a DAC with more than 6  bits. 
For example, an 8 -bit Benes network operated in Switch Mode requires 2048 random 
control signals. Therefore, in the following sections, only interconnection networks that 
are operated in Stage Mode are discussed.
The number of binary switches required by the Benes network and the 
Shuffle/Exchange class networks increases exponentially as the DAC’s resolution 
increases. For example, a 3-bit flash DAC that uses the Generalized-Cu be network 
requires 12 binary switches and an 8 -bit flash DAC that uses the Generalized-Cube 
network requires 1024 binary switches. Although current fabrication technologies can 
meet the requirements, other networks that require fewer switches can perform DEM as 
effectively.
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4.2 The Compressed Butterfly-Based network
As shown in Figure 2.2.1, a DEM DAC’s input is a B-bit input signal that is 
thermometer coded into a 2  ^ - bit signal which is the input to the 2 ® - input / 2 * - output 
interconnection network. The thermometer coder can be a modified thermometer coder 
defined such that r^in) = 0 and («)= ... = f ,. ,(/z) • For example, for B=3,
T(«) = [0,;jro(n),;ir,(n),;ir,(n),;jr2(n),;jr2(n),;jr2(n),;jr2(n)r.
Figure 4.2 shows a 3-stage Indirect Binary n-cube network whose input bits are the 
output bits of this type of 3-bit modified thermometer coder.
Since (») =... = (^ ), any binary switch ± a t exchanges any two
of {r,*-. t,*_,(«)> is not necessary because the two input bits to the switch
are identical. For example, the binary switches in the first two stages of the Indirect 
Binary n-cube network in Figure 4.2 are labeled A through H. The two inputs to switch B 
are both X\ - The two inputs to switch C and the two inputs to switch D are a
result, both inputs to switch G and switch H are Xi ■ Therefore, switches B, C, D, G and 
H, are unnecessary. Removing these unnecessary switches, the network in Figure 4.2 can 
be redrawn as shown in Figure 4.3. In this thesis, this network is named the Compressed 
Butterfly-based network. When operated in Stage Mode, the Compressed Butterfly-based 
network can generate the same permutations as the Indirect Binary n-cube network, the 
Generalized-Cube network, the Omega network and the Benes network and therefore 
provide the same DEM DAC performance as these networks.
A B-bit Compressed Butterfly-based network consists of B stages and has 2'”‘ 
binary switches in stage i where 1 < i B . As a result, a B-bit Compressed Butterfly-
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Figure 4.2 A 3-stage Indirect Binary n-cube network whose input bits are 
the output bits of a 3-bit modified thermometer coder
based network consists of a total of 2 ^ - 1  switches. This is much less than those of the 
Generalized-Cube network, the Omega network, the Indirect Binary n-cube network and 
the Benes network. Table 4.1 shows the comparison of the switches required for these 
interconnection networks and the Compressed Butterfly-based network.
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Figure 4.3 The Compressed Butterfly-based network with 3 inputs/ 8 outputs, 3 stages, 
and 7 binary switches. All the redundant switches in Figure 4.2 are removed.
DAC Bits 3 4 5 1 6 7 8
Benes network 24 64 160 j 384 896 2048
Generalized-Cube network 12 32 80 1 192 448 1024
Omega network 12 32 80 192 448 1024
Indirect Binary n-cube network 12 32 80 192 448 1024
Compressed Butterfly-Based Network 7 15 31 63 127 255
Table 4.1 A comparison of hardware complexities between the DEM techniques using 
the Benes network, the Generalized-Cube Network, the Omega network, the Indirect 
Binary n-cube and the Compressed Butterfly-based Network. It lists the number of 
required binary switches.
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
46
4.3 Hardware Efficiency of The compressed Butterfly-based Network
In this section, it is shown that the Compressed Butterfly-based network has the 
lowest hardware complexity in the sense of binary switches when compared with the 
hardware complexity of the Benes network and the Shuffle/Exchange networks discussed 
earlier. To show this, the interconnection networks are illustrated with network graphs.
nodes _ _ _
cross edge
straight edge
Figure 4.4 Network graph o f a binary switch
In a network graph, each signal is represented by a node and therefore each binary 
switch is represented by 4 nodes, 2 cross edges and 2 straight edges. Figure 4.4(a) 
illustrates the network graph of a binary switch. Using network graphs, a 3-bit 
Generalized-Cube network, a 3-bit Indirect Binary n-cube network and a 3-bit Benes 
network can be represented by the graphs in Figure 4.5 (a), (b), and (c) respectively. 
Figure 4.6 shows the network graph for a 3-bit Compressed Butterfly-based network.
To ensure the time average of all the equivalent components at each component 
position is equal, interconnection networks used in DEM DAC need to be a fu 11-access 
network. This implies that each bit, including the least significant bit, of the B-bit input 
must be able to be mapped to every output.
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
47
log ic 'O '
3 2 1Stage
logic O'
21 3stage
(a) (b)
logic 'O'
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Figure 4.5 Network graphs: (a) A 3-bit Generalized-Cube network 
(b)A 3-bit Indirect Binary n-cube network (c) A 3-bit Benes network
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logic O'
2 31stage
Figure 4.6 Network graph of a 3-bit Compressed Butterfly-based network
0
Figure 4.7 Binary tree from Xo 8 outputs. Each node is a binary switch
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By tracking the paths of the least significant bit being mapped to each output in 
the network graph, it can be seen that the paths can be treated as a binary tree from the 
root to 2^ leaves. In the binary tree, each node is a binary switch which provides the 
ability to split the signal into two signals. Figure 4.7 shows the binary tree from Xo to 8
outputs in Figure 4.6. To split one signal to 2^ signals, B stages and 2'”‘ switches at i th
B
Stage are required. Therefore, at least ^ 2 ' “‘ = 2 ^ —1 binary switches are required.
i= l
Therefore, if L represents the least number of binary switches required for any 2®- 
input/'output interconnection network to implement a B-bit DEM DAC,
£ > 2 ® - l .  (4.1)
Since the Compressed Butterfly-based network can implement DEM technique 
with 2^ - 1 binary switches when a modified thermometer coder is used and 2 ^ - 1  is the 
lower bound of L ,
L = 2 ^ - \ .  (4.2)
Therefore, the Compressed Butterfly-based network can implement DEM technique to 
DACs with the least number of binary switches. That is, when a modified thermometer is 
used in the DEM DAC architecture illustrated in Figure 2.2.1, the Compressed Butterfly- 
based network has the lowest hardware complexity compared to those previously 
discussed interconnection networks.
4.4 The Similarity of the Compressed Butterfly-based Network and a Low-complexity 
Network proposed in [25]
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In [25], H. T. Jensen and J. F. Jensen proposed a low-complexity network for use 
in DEM DACs. In this thesis, this network is called J-J network. Generally, at the i th 
stage of a J-J network, the (th LSB of x{n) can be exchanged with the outputs of stage 
/ — 1. For example, the LSB can be exchanged with logic “0” at stage 1. At stage 2, the 
second LSB can be exchanged with the outputs of stage 1. At stage 3, the third LSB can 
be exchanged with the outputs of stage two. An (4-1 -bit J-J network can be built using 
an (■ -bit J-J network by attaching 2' binary switches to an i -bit J-J network to exchange 
the MSB input signal with the outputs of the / -bit J-J network. Figure 4.8 shows a 3-bit 
J-J network built based on a 2-bit J-J network.
Similarly, an ( +1 -bit Compressed Butterfly-based network can also be built 
using an i -bit Compressed Butterfly-based network by attaching 2' binary switches to 
exchange the MSB input signal with the outputs of the i -bit Compressed Butterfly-based 
network. Figure 4.9 shows a 3-bit Compressed Butterfly-based network based on a 2-bit 
Compressed Butterfly-based network. Although the J-J network and the Compressed 
Butterfly-based network are similar, have the same hardware complexity and generate the 
same number of permutations, these two networks generate different permutations.
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Figure 4.8 A 3-bit J-J network built based on a 2-bit J-J network
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Figure 4.9 A 3-bit Compressed Butterfly-based network buUt 
based on a 2-bit Compressed Butterfly-based network.
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CHAPTERS
CONCLUSION
In this thesis, interconnection networks have been analyzed for the specific DEM 
DAC architecture shown in Figure 2.2.1. This DEM DAC architecture consists of a 
thermometer coder, an interconnection network, B unit DACs and an analog summation 
unit. In this thesis, the criteria developed in [15] are used to compare the performance of 
DEM DACs that use different interconnection networks. According to these criteria, the 
DEM DAC’s mean integral nonlinearity (INL), E{Tif.^\x{n),c{n)]\ x) =
E(G^[.r(n),c(n)] I x)(H — L ) , and the DEM DAC’s conditional variance,
I x] = (H -  L)^[E(GG^[x(n), c{n)] I jc)](H -  L ) , are the two critical features 
needed to evaluate the performance of DEM DACs.
In Chapter 3, the above two critical features are determined for the Barrel Shifting 
network and the Generalized-cube network. After calculating the matrices 
£(G^[.r(n),c(n)] 1 x) and E(GG^[.v(/i),c(aj)] I %), it is possible to calculate the mean and 
the variance of the integral non linearity. In practice, the circuit production process 
determines the matrix H -  L . By putting in the real H -  L , £[T^y_ I .r] can be calculated 
and SNR, SDR, SNDR and SFDR of DACs can be calculated and therefore evaluate the
53
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performance of certain interconnection networks.
It is also shown in Chapter 3 that the mathematical analysis of the Generalized- 
cube interconnection network can also be used to the Omega network. This is because 
these two interconnection networks generate same permutations with the same control 
signals. Also it is shown that the Binary n-cube network generates the same permutation 
as the Generalized-cube network if the control signals are in reverse order. Because the 
derivation process for £(G^[x(«),c(/i)] I x) and E{GG^ [x{n),c{n)]\ x) of the 
Generalized-cube network does not depend on the order of the stages, the mathematical 
analysis for the Generalized-Cube network can be applied to the Indirect Binary n-cube 
network. Therefore, for all these Shuffle/Exchange Type networks, including Omega 
network and Indirect Binary n-cube network, their performance in DEM DACs can be 
evaluated with the same mathematical result derived for the Generalized-Cube network.
The final topic is the hardware efficiency of the interconnection networks used in 
DEM DACs. A Compressed Butterfly-based network has been proposed and it is shown 
that this network is hardware efficient when used with a modified thermometer coder in 
the DEM architecture indicated in Chapter 2. It is also shown that mathematically an 
interconnection network developed by Jensen [25] is similar to the Compressed 
Butterfly-based network and these two networks generate same number of permutations.
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